

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/068,004	02/08/2002		Woo Young So	1514.1010	1514.1010 6442	
21171	7590	02/17/2004		EXAM	EXAMINER	
STAAS & SUITE 700	HALSEY	LLP	SEFER, A	SEFER, AHMED N		
1201 NEW YORK AVENUE, N.W.				ART UNIT	PAPER NUMBER	
WASHINGTON, DC 20005				2826		

DATE MAILED: 02/17/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/068,004	SO ET AL.					
Office Action Summary	Examiner	Art Unit					
	A. Sefer	2826					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v. Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be timy within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).					
1) Responsive to communication(s) filed on 03 N	<u>ovember 2003</u> .						
2a)⊠ This action is FINAL . 2b)□ This	action is non-final.						
3) Since this application is in condition for allowar closed in accordance with the practice under E							
Disposition of Claims							
4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) <u>12-16 and 22-25</u> is/are rejected. 7) ☐ Claim(s) is/are objected to.	Claim(s) 12-16 and 22-25 is/are rejected. Claim(s) is/are objected to.						
Application Papers	r election requirement.						
9) The specification is objected to by the Examine	.r						
10) The drawing(s) filed on is/are: a) acceptable		Examiner.					
Applicant may not request that any objection to the							
Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is ob	jected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.					
Priority under 35 U.S.C. §§ 119 and 120							
a) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 13) Acknowledgment is made of a claim for domesti since a specific reference was included in the firs 37 CFR 1.78. a) ☐ The translation of the foreign language pro 14) Acknowledgment is made of a claim for domesti reference was included in the first sentence of the	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)). of the certified copies not receive c priority under 35 U.S.C. § 119(e st sentence of the specification or evisional application has been rec c priority under 35 U.S.C. §§ 120	on No ed in this National Stage ed. e) (to a provisional application) in an Application Data Sheet. eived. and/or 121 since a specific					
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal P	(PTO-413) Paper No(s) ratent Application (PTO-152)					

Application/Control Number: 10/068,004 Page 2

Art Unit: 2826

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed on November 3, 2003 have been fully considered but they are not persuasive.

- 2. Applicants argue that the art rejection of independent claims 12 and 22 does not teach or suggest all the elements either explicitly or inherently. Specifically, Applicants claim that Yoneda et al., USPN 5,837,568 does not disclose source and drain electrodes which directly contact, respectively, the high density source and rain regions of the TFT.
- 3. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., source and drain electrodes not connected to the high density source and rain regions through via holes formed in other layers of the TFT) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 12-14 are rejected under 35 U.S.C. 102(b) as being anticipated by Yoneda et al. USPN 5,837,568

Application/Control Number: 10/068,004

Art Unit: 2826

Yoneda et al disclose in figs. 12 and 13 a in thin film transistor (TFT), comprising: a substrate 10; a semiconductor layer formed over said substrate having end portions; a first insulating layer 12 disposed on said semiconductor layer so as to expose ones of the end portions of said semiconductor layer; a gate electrode 13 formed over said first insulating layer; a capping layer 14 formed over said gate electrode; spacers 15 formed over said first insulating layer and on both sidewall portions of said gate electrode and said capping layer; high-density source and drain regions 11 formed at the ones of the end portions of said semiconductor layer exposed beyond said spacers; source and drain electrodes 17/18 which directly contact, respectively, said high density source and drain regions.

Regarding claim 13, Yoneda et al disclose low-density source and drain regions 11L having a same conductivity as high-density source and drain regions formed at regions of said semiconductor layer under spacers between the gate electrode and the high density source and drain regions, wherein said semiconductor layer has lightly doped drain (LDD) regions under said spacers.

Regarding claim 14, Yoneda et al disclose said first insulating layer, said capping layer and said spacer are of an oxide.

6. Claims 22 and 23 are rejected under 35 U.S.C. 102(b) as being anticipated by Yoneda et al. USPN 5,837,568

Yoneda et al disclose in figs. 12 and 13 an active matrix display device, comprising: a substrate 10; a semiconductor layer having end portions formed over said substrate; a first insulating layer 12 formed over said semiconductor layer so as to expose one of the end portions of said semiconductor layer; a gate electrode 13 formed over said first insulating layer; a capping

Art Unit: 2826

layer 14 formed over said gate electrode; spacers 15 formed over said first insulating layer and on side wall portions of said gate electrode and said capping layer; high-density source and drain regions 11 formed at the ones of the end portions of said semiconductor layer exposed beyond said spacers; source and drain electrodes 17/18 which directly contact, respectively, said high density source and drain regions; a planarization layer 19 having an opening portion CT3 which exposes a portion of one of said source and drain electrodes; and a pixel electrode 20 formed on the planarization layer, the pixel electrode contacting one of the second source and drain electrodes through the opening portion.

Regarding claim 23, Yoneda et al disclose low-density source and drain regions having a same conductivity as said high-density source and drain regions formed at off-set regions of said semiconductor layer under said spacers so as to have said semiconductor layer with lightly doped drain (LDD) regions under said spacers.

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 15, 16 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoneda et al. in view of Yamazaki et al. (JP 11-261076)

Yoneda et al disclose the device structure as recited in the claim, but do not disclose a silicide layer.

Yamazaki et al disclose in fig. 1 a silicide layer 105a or a refractory metal (as in claim 16) formed between said source electrode and said high-density source region and between said drain electrode and said high-density drain region.

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to incorporate the teachings of Yamazaki et al with the device of Yoneda et al, since that would lessen the source/drain regions in sheet resistance as taught by Yamazaki et al.

9. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yoneda et al. in view of Yamazaki et al as applied to claim 22 above, and further in view of Tang et al. USPN 5,550,066.

The combined references fail to disclose an organic electro-luminescence (EL) layer and a cathode electrode.

Tang et al disclose an organic electro-luminescence (EL) layer 82 and a cathode electrode 84 sequentially formed on a first predetermined area of said pixel electrode and on a second predetermined area of a planarization layer 74.

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to incorporate the teachings of Tang et al with the device of Yoneda et al and Yamazaki et al, since that would provide a high efficiency.

Conclusion

10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2826

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to A. Sefer whose telephone number is (703) 605-1227.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Nathan Flynn can be reached on (703) 308-6601.

ANS January 20, 2004